

Nanoelectronics — Energy-Efficient Devices

1-Dimensional nanowire interband tunnel transistors
Mayer et al. Penn State

Lateral field-effect tunnel transistors
Fay et al. Notre Dame

Energy Dissipation in Non-Equilibrium 1/2-D Systems
Pop et al. Illinois

Thermal Transport and Thermal Logic Gates
Chen et al. Purdue and NML

Vertical heterostructure tunnel transistors
Datta et al. Penn State

Nanoelectronics • Architectures

MIDWEST INSTITUTE FOR NANOELECTRONICS DISCOVERY

Full 3-D, 2-D, 1-D Quantum Transport Models
Klimeck et al. Purdue

Gated graphene resonant tunneling transistors
Jena et al. Notre Dame

Architectures for nanoscale magnetic logic devices
Niemier et al. Notre Dame

Graphene SpinFETs on Silicon
Ye et al. Purdue and UTD

Architectures for emerging NRI devices
Pop et al. Notre Dame

Provide performance comparison of NRI emerging device technologies for benchmarking and for comparison to CMOS technology

Circuit design for emerging NRI technologies
Mazumder, Univ. Michigan

- Design tunnel transistor circuits
- Enhance noise margins
- Explore multivalued and adiabatic circuits

National Lab Collaborations
NIST - Argonne - NML

Architectures — Energy-Efficient Systems

INC 6